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Abstract. We present a neuromorphic VLSI device which comprises hybrid ana-
log/digital circuits for implementing networks of spiking neurons. Each neuron in-
tegrates input currents from a row of multiple analog synaptic circuit. The synapses
integrate incoming spikes, and produce output currents which have temporal dy-
namics analogous to those of biological post synaptic currents. The VLSI device
can be used to implement real-time models of cortical networks, as well as real-time
learning and classification tasks. We describe the chip architecture and the analog
circuits used to implement the neurons and synapses. We describe the functionality
of these circuits and present experimental results demonstrating the network level
functionality.
Keywords. Neuromorphic circuits, Integrate-and-Fire (I&F) neuron, synapse,
Winner-Take-All (WTA), Address-Event Representation (AER), spike-based plasticity,
STDP, learning
Introduction
With the technological advancements in both conventional computing architectures and
custom Very Large Scale Integration (VLSI) implementations, spiking neural networks
have been gaining renewed interest in recent years [9,16,20,28,29,34]. Hardware imple-
mentations of spiking neural networks can be useful tools for basic research investiga-
tions (e.g., by computational neuroscientists), and for exploring the implementation of
alternative classes of brain-inspired general-purpose computational architectures. Exam-
ples of devices recently proposed to build hardware networks of spiking neurons range
from reconfigurable arrays of Integrate-and-Fire (I&F) neuron models [11,12,27,33],
to learning architectures implementing detailed models of spike-based synaptic plastic-
ity [2,3,10,26,27,36,39].
Within this context we propose a neuromorphic VLSI device that comprises an ar-
ray of I&F silicon neurons and a matrix of synapse circuits that exhibit biologically real-
istic synaptic dynamics and implement a spike-driven learning mechanism. The silicon
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Figure 1. IFSLWTA chip diagram: the chip comprises a linear array of 128 neuron circuits, each connected
to a row of afferent synapse circuits. Each neuron is connected to 40 synapses, subdivided into four classes.
Local synapses can be used to implement WTA architectures, and the last four neurons can be configured as
inhibitory neurons (see text for details).
neurons and synapses inside the chip are implemented using low-power analog circuits.
The neurons are connected in a soft Winner-Take-All (WTA) arrangement via a set of
local synaptic circuits, but comprise also externally addressable excitatory, inhibitory,
and plastic synapses. The spike-based plasticity circuits are also analog, and implement
a learning algorithms based on the work proposed in [8,21]. Conversely, the peripheral
circuits used to transmit spikes into and out of the chip use self-clocked asynchronous
digital logic. The spiking neuron circuits, the dynamic synapses and the learning circuits
implemented in this device allow us to design spike-based neural networks and architec-
tures for signal processing, recognition and classification. The local hardwired connec-
tivity allows us to implement models of cooperative-competitive (soft WTA) networks,
while the real-time asynchronous digital communication infrastructure allows us to de-
sign arbitrary network topologies. In addition the digital protocol used allows us to inter-
face multiple chips together and to build large-scale complex neural systems. The neu-
ral systems built using this approach can process sensory signals, adapt to the statistics
of their inputs, learn and classify complex sequences of spatio-temporal patterns, and
eventually interact with the user and the environment in real-time.
In the next sections we describe the architecture of the VLSI device, of the neuron
and synapse circuits, of the learning circuits, and present experimental results measured
from both single circuits inside the chip, and at the system level.
1. System description
1.1. The I&F Stop-Learning Winner-Take-All (IFSLWTA) chip
The I&F Stop-Learning Winner-Take-All (IFSLWTA) chip comprises an array of 128
silicon neurons and 5120 synaptic circuits in total. The neurons are arranged in 128
rows, each containing 40 synapses (see Fig. 1). The chip was produced using a standard
0.35μm CMOS technology and it occupies an area of 10 mm2. Within each row, the
synapse circuits are subdivided into four main groups: the first group has 8 synapses, lo-
cally connected (hardwired); the second group has 28 synapses, externally addressable,
with spike-based learning circuits; a third group has 2 inhibitory synapses with fixed
(tunable) weights and externally addressable; and the fourth group has 2 externally ad-
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dressable excitatory synapses, with fixed weight and short-term depression properties.
The last four neurons in the array can be used as inhibitory neurons, by activating the
corresponding local synapses. The local hardwired connectivity is used to implement
soft WTA topologies. Indeed, soft WTA networks of spiking neurons typically consist
of a group of interacting neurons which compete with each other in response to an input
stimulus. The neurons with highest response suppress all other neurons to win the com-
petition. Competition is achieved through a recurrent pattern of connectivity involving
both excitatory and inhibitory connections. Cooperation between neighboring neurons
is mediated by excitatory connections, while suppression is mediated by inhibitory neu-
rons that project to all other excitatory neuron. The detailed network connectivity im-
plemented in the I&F Stop-Learning Winner-Take-All (IFSLWTA) is described in Sec-
tion 1.3.1.
A multiplexer circuit placed between the externally addressable synapses and the
neurons allows the user to re-route the synaptic inputs. In the default state (i.e., with each
control signal set to ground) each row of synapses is connected to the corresponding
neuron in the same row. However, with different control signal settings, multiple synapse
rows can be merged together. For example, by merging pairs of rows, the chip will have
64 neurons, with 64 input synapses each (the remaining 64 neurons remain disconnected,
without synaptic inputs); by merging four rows at a time, there will be 32 neurons, each
with 128 inputs; by merging 8 rows, there will be 16 neurons, each with 256 inputs, and
so forth, until there is one neuron with 4096 inputs. This multiplexing scheme offers
therefore additional flexibility that allows users to choose the number of perceptrons and
the number of input synapses per perceptron, in their application.
The Input/Output (I/O) peripheral circuits implement an asynchronous communi-
cation protocol based on the Address Event Representation (AER) [7,14,32]. In AER,
each neuron on a sending device is assigned an address. When the neuron produces a
spike its address is instantaneously put on an asynchronous digital bus. Event ‘collisions’
(cases in which sending nodes attempt to transmit their addresses at exactly the same
time) are managed by an on-chip arbitration circuit, within the “AER output” block of
Fig. 1. Systems containing more than two AER chips can be constructed by implement-
ing special purpose off-chip arbitration schemes, e.g., using Field Programmable Gate
Array (FPGA) devices [11,19].
As the neuron and synapse circuits can be biased to produce biologically realistic
time constants, the chip can be used in behaving systems to process and classify sensory
signals generated by other AER neuromorphic sensors, and produce motor outputs in
real-time.
1.2. The synapse and neuron circuits
Input spike patterns are provided to the synapses via the asynchronous AER input blocks
(see Fig. 1). Each synapse circuit generates an output current proportional to the mean
rate of its input spike train, modulated by its synaptic weight. The I&F neurons integrate
the sum of the input currents produced by the synapses and generate output spike trains
with mean firing rates proportional to their total input current.
All synapses of all four groups of Fig. 1 use the same type of output circuit: the
Differential Pair Integrator (DPI) circuit [4]. This circuit, shown in Fig. 2a is a log-
domain linear temporal filter which implements biologically realistic synaptic dynam-
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Figure 2. (a) Schematic diagram of a DPI synapse: input voltage pulses are integrated, and output currents
are produced with biologically realistic dynamics. The synaptic weight can be modulated by changing the Vw
and Vthr biases, while the circuit’s time constant is set with the Vτ bias. (b) Schematic diagram of a leaky
integrate-and-fire neuron. The input current Iin is integrated onto the neuron’s membrane capacitor Cmem until
the spiking threshold is reached. At that point a spike is emitted, the membrane capacitor is reset to zero, and
the input current starts to be integrated again. The MOSFET ML1 implements the “leak” module. The “spik-
ing threshold” module (MOSFETs MS1−2) modulates the voltage at which the neuron spikes. The “adapta-
tion” module (MG1−4) subtracts a firing rate dependent current from the input node. The amplitude of this cur-
rent increases with each output spike and decreases exponentially with time. The “refractory period” module
(MR1−6) sets a maximum firing rate for the neuron. The “positive feedback” module (MA1−5)is activated when
the neuron begins to spike, and is used to reduce the transition period in which the inverters switch polarity,
dramatically reducing power consumption. The neuron’s properties can be set by changing the circuit’s bias
parameters (Vlk , Vahp, Vlkahp, Vs f , and Vre f ).
ics, following the model proposed in [15]. It supports a wide range of synaptic proper-
ties, ranging from short-term depression to conductance-based Excitatory Post Synaptic
Current (EPSC) generation.
The local excitatory synapses of the device (the ones belonging to the fourth group,
in Fig. 1) are implemented directly with the DPI circuit shown in Fig. 2a. The externally
addressable excitatory synapses (the ones in the first group of synapses in Fig. 1) are
implemented with an instance of the Differential Pair Integrator (DPI) interfaced to a
circuit that implements short-term depression of the synaptic weight, as described in [4].
Both the local and the externally addressable inhibitory synapses are implemented with a
complementary version of the circuit shown in Fig. 2a (e.g., the differential pair is made
with pFETs, the output transistor is an nFET, etc.) The plastic synapses comprise both
the DPI of Fig. 2a as well as the spike-driven learning circuits described in Section 1.3.
The neuron blocks of Fig. 1 comprise both an I&F “soma” circuit, responsible for the
spike generation, as well as additional spike-based learning circuits. Figure 2b shows the
soma I&F circuit diagram. This circuit has been first proposed and characterized in [27].
It can be subdivided into five main functional blocks: an input/leak block (composed by
the nFET ML1 and the membrane capacitor Cmem); a spiking threshold modulation block
(MS1−2); a spike generation block (MA1−5); a reset and refractory period block (MR1−6);
and a spike-frequency adaptation block (MG1−4). If the input current Iin is larger than
the leak current set by Vlk of ML1, then the voltage Vmem on the neuron’s membrane ca-
pacitor Cmem increases linearly until it approaches the spiking threshold. At that point
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the spike generation block MA1−5 starts to inject an additional current which increases
Vmem even more. This positive feedback quickly brings Vmem above the spiking threshold
and makes the inverter MA2−3 switch. As a consequence the output signal /REQ goes
from Vdd to zero, signaling the occurrence of a spike. Once the AER I/O circuits ac-
knowledge the neuron’s request to transmit the spike, the neuron is reset to zero and is
clamped to the zero potential for a refractory period set by Vre f . Once MR6 is switched
off again, the integration cycle repeats. The spiking threshold modulation block MS1−2
modulates the voltage at which the neuron spikes. The spike-frequency adaptation block
MG1−4 subtracts a firing rate dependent current from the input node. The amplitude of
this current increases with each output spike and decreases exponentially with time. This
is a negative feedback effect that makes the neuron act as a high-pass filter. Conversely,
the positive feedback module MA1−5 has the effect of speeding-up the action potential
generation, thus reducing the inverter switching period and the circuit’s power consump-
tion substantially. All the circuit’s biases (Vlk,Vahp,Vlkahp,Vs f , andVre f ) are subthreshold
voltages that can be used to change the neuron’s firing properties.
Figure 3 shows experimental results taken by sending spikes to the AER synapses
and measuring the membrane potential and output spikes from the afferent neuron.
Specifically, the data of Fig. 3a shows how the neuron integrates input spikes sent to one
of its excitatory synapses at a rate of 100Hz . After the membrane potential is reset, the
neuron is kept silent for a refractory period set by Vre f of Fig. 2b. The data of Fig. 3b
shows the effect of an inhibitory synapse on the membrane potential of a neuron receiving
a constant current. The inhibitory synapse comprises also a conductance-based circuit of
the type described in [4]. In this experiment the conductance resting potential was set at
0.4V. As the membrane potential rises above this threshold, the inhibitory synapse starts
to be effective, and each input spike, represented by the vertical dashed lines, induces
a downward jump. The data of Fig. 3c shows the effect of the input excitatory synapse
when the short-term depression circuits are activated. In this case, when the synapse is
stimulated with a series of spikes, the synaptic weight decreases with each spike. The
data shows the effect of short-term depression for three different values of depression
rate. Finally, Fig. 3d shows the neuron’s mean firing rate (averaged across all the neurons
on the chip) in response to spike trains of increasing frequency sent to the first non-plastic
synapse of each neuron. The standard deviation showed in the shaded region around the
mean response shows the intrinsic degree of inhomogeneities (mismatch) present in the
chip, due to the fabrication process [30].
In addition to the types of synaptic dynamics described in Fig. 3, the group of plas-
tic synapses of Fig. 1 comprise also weight update circuits that implement long-term
changes in their synaptic weight voltages, as described in the following section.
1.3. The spike-based learning circuits
The spike-based learning algorithm implemented in this device is based on the model
described in [8]. This algorithm can be used to implement supervised learning protocols,
and train neurons to act as perceptrons or binary classifiers. Input patterns are encoded as
sets of spike trains with different mean frequencies, while the neuron’s output firing rate
represents the binary classifier output. The learning circuits that implement this algo-
rithm can be subdivided into two main blocks: a spike-triggered weight-update module
with bistable weights, present in each plastic synapse, and a post-synaptic stop-learning
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Figure 3. (a) Membrane potential of I&F neuron in response to a 100Hz input spike train sent to an excitatory
synapse; (b) Neuron response to a constant injection current and an inhibitory conductance-based synapse,
stimulated by a 100Hz spike train; (c) Neuron membrane potential recorded when stimulating a short-term
depressing synapse with a 100Hz spike train, for different values of adaptation rate; (d) Mean output frequency
of all neurons on the chip, in response to regular pre-synaptic spike-trains of increasing frequency sent to the
excitatory synapse, for three different values of the synaptic weight. The shaded areas represent the standard
deviation ranges.
control module, present in the neuron’s soma. The ’stop-learning’ circuits implement the
characteristic feature of this algorithm, which stops updating weights if the output neu-
ron has a very high or very low output firing rate, indicating the fact that the dot product
between the input vector and the learned synaptic weights is either close to one (pattern
recognized as belonging to the trained class) or close to zero (pattern not in trained class).
The post-synaptic stop-learning control circuits are shown in Fig. 4b. These circuits
produce two global signals VUP and VDN , shared among all synapses belonging to the
same dendritic tree, to enable positive and/or negative weight updates respectively. Post-
synaptic spikes produced by the I&F neuron are integrated by a DPI circuit (MD1−MD5
of Fig. 4b). The DPI produces the signal VCa which is related to the Calcium concentra-
tion in real neurons, and represents the recent spiking activity of the neuron. This signal
is compared to three different thresholds (Vthk1, Vthk2, and Vthk3) by three corresponding
current-mode winner-take-all circuits [31]. In parallel, the neuron’s membrane potential
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Figure 4. Spike-based learning circuits. (a) Pre-synaptic weight-update module (present at each synapse). (b)
Post-synaptic stop-learning control circuits (present at the soma).
Vmem is compared to a fixed threshold Vthm by a transconductance amplifier. The values
of VUP and VDN depend on the output of this amplifier, as well as the Calcium concen-
tration signal VCa . Specifically if Vthk1 < VCa < Vthk3 and Vmem > Vmth then increases in
synaptic weights (VUP < Vdd) are enabled. And if Vthk1 < VCa < Vthk2 and Vmem < Vthm,
then decreases in synaptic weights (VDN > 0) are enabled. Otherwise no changes in the
synaptic weights are allowed (VUP =Vdd , and VDN = 0).
The pre-synaptic weight-update module comprises four main blocks: an input stage
(see MI1−MI2 in Fig. 4a), a spike-triggered weight update circuit (ML1−ML4 of Fig. 4a),
a bi-stability weight refresh circuit (see transconductance amplifier in Fig. 4a), and a
current-mode DPI circuit (not shown). The bi-stability weight refresh circuit is a positive-
feedback amplifier with very small “slew-rate” that compares the weight voltage Vw to a
set thresholdVthw, and slowly drives it toward one of the two railsVwhi orVwlo, depending
whether Vw > Vthw or Vw < Vthw respectively. This bistable drive is continuous and its
effect is superimposed to the one from the spike-triggered weight update circuit. Upon
the arrival of an input address-event, two digital pulses trigger the weight update block
and increase or decrease the weight, depending on the values of VUP and VDN : if during
a pre-synaptic spike the VUP signal from the post-synaptic stop-learning control module
is enabled (VUP < Vdd), the synapse’s weight Vw undergoes an instantaneous increase.
Similarly, if during a pre-synaptic spike the VDN signal from the post-synaptic weight
control module is high, Vw undergoes an instantaneous decrease. The amplitude of the
EPSC produced by the DPI upon the arrival of the pre-synaptic spike is proportional to
VΔw.
In [36] we show how such circuits can be used to carry out classification tasks, and
characterize the performance of these types of VLSI learning systems. Figure 5 shows
an example of a training protocol that can stochastically induce Long Term Depression
(LTD) of the synaptic weight. The stochasticity enables an unbiased reduction in the
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Figure 5. Stochastic transitions in synaptic states. In both figures the non-plastic synapse is stimulated with
Poisson distributed spikes, that makes the post-synaptic neuron to fire at an average rate of 30Hz (Vmem). The
pre-synaptic input (pre) is stimulated with Poisson distributed spike trains with a mean firing rate of 60Hz.
(a) The updates in the synaptic weight (w) did not produce an LTD transition during the 400ms stimulus
presentation. (b) The updates in the synaptic weight produced an LTD transition that remains consolidated.
VH and VL shows the potentiated and depressed levels respectively. w denotes the synaptic weight, and θ the
bi-stability threshold. Adapted from [36].
number of synaptic modifications and plays a key role in memory formation [21]: this
mechanism allows the learning to slow down the process of synaptic modification, and
increases the network’s the memory [22]. In our hardware implementation, the stochas-
ticity is obtained thanks to the Poisson nature of the spikes used as input signals. Despite
the mean firing rates of input and output patterns are the same, the synaptic weight can
change (see Fig. 5b) or not (see Fig. 5a) depending on the specific timing of the input
and output spikes.
Figure 6. Selective amplification experiment. The network is stimulated in two regions, one centered around
unit 20 and the other around unit 60, with Poisson spike trains of mean firing rate 180 Hz and 240 Hz. The
figures show the networks response to these inputs (black) and their respective steady state firing rates on
the right panels (calculated for > 500 ms). Neurons 124 to 127 are the 4 inhibitory neurons of the soft WTA
network. In the right and left panel the input amplitudes are swapped. The mismatch compensated results show
smooth activity profiles, and are invariant to input swapping, suggesting that the mismatch in the local weights
has been partially compensated. Adapted from [38].
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1.3.1. The soft WTA network
Soft WTA networks are believed to play a central role in neural processing of the neocor-
tex [6,18]. Computational models of these types of networks emulate the cortical pattern
of connectivity and explore their computational properties, studying their role in process-
ing sensory inputs and in generating behavioral outputs. Competition and cooperation in
soft WTA networks make the output of individual neurons depend on the activity of all
other neurons in the network, in addition to their own inputs. As a result, these networks
perform both common linear operations and complex non-linear operations. The linear
operations include analog gain (linear amplification of the feed-forward input, mediated
by the recurrent excitation and/or common mode input), and locus invariance [25]. The
non-linear operations include non-linear selection or soft WTA behavior [1,13,24], signal
restoration [13,17], and multi-stability [1,24].
The array of excitatory neurons in the IFSLWTA chip implements a one dimen-
sional soft WTA network in which each neuron is connected to their first, second and
third nearest neighbors via excitatory synapses. The last four neurons in the array act as
global inhibitory neurons which receive input from all the excitatory neurons and return
inhibition to all of them. The network behaves as a WTA when two localized stimuli are
presented: it selects and amplifies one of the stimuli while suppressing its response to
the other. Figure 6 shows the activity of IFSLWTA chip performing selective amplifica-
tion. The network is stimulated in two regions, one centered around unit 20 and the other
around unit 60, with Poisson spike trains of mean firing rate 180 Hz and 240 Hz. The
most active neurons cooperatively amplify their activity through lateral excitation and
efficiently drive the global inhibitory neuron to suppress the activity of other neurons.
For strong lateral excitation, amplification is observed for the neurons receiving the input
with highest mean frequency and suppression of neurons stimulated by trains with lower
mean frequencies occur. A synaptic scaling method was applied to compensate for the
device mismatch present in the VLSI neural network (see [38] for details). The mismatch
compensated results show smooth activity profiles, and are invariant to input swapping
(see left and right panel in Fig. 6), suggesting that the mismatch in the local weights has
been partially compensated.
This architecture and similar variants have been used to model response properties
of cortical neurons (e.g., [5,23,24,25]).
2. Conclusion
In this paper we proposed a neuromorphic VLSI device able to directly implement soft
WTA networks of spiking neurons via local hardwired synaptic connections, as well as
networks of arbitrary topology via the AER communication circuits. The chip comprises
also a reconfigurable array of plastic synapses, with on-chip learning capabilities, that
enable users to explore spike-based learning tasks and implement perceptron learning
schemes for classification and recognition tasks.
We described the analog circuits used to implement synapses, neurons and learning
circuits, and demonstrated their functionality with experimental results measured from
the chip.
The soft WTA properties, the possibility to reconfigure the network architecture of-
fered by the AER infrastructure and the learning capabilities of the IFSLWTA chip were
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used to implement standard classification tasks [36], state-dependent computation [37]
and models of auditory processing [35].
We are now developing a software infrastructure [40] to provide higher level access
to the hardware and allow researchers to use it in conjunction with simulation tools and
in a wide range of application domains.
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